

Application Note

Application Note

Document No.: AN1110

APM32F407xExG Hardware Development Guide

Version: V1.0

1 Introduction

This application note is a minimum design specification for system hardware of the APM32F407xExG series, including power supply scheme, clock source, reset mode, startup mode settings, and debugging management.

The detailed reference design drawing is also included in this document, including descriptions of main components, interfaces, and modes.

Contents


1	Introduction	1
2	Power supply.....	3
2.1	Introduction	3
2.2	Power supply scheme.....	5
2.3	Power Management and Reset	6
3	Clock	10
3.1	External clock source.....	10
4	Startup configuration	13
5	Debugging interface (SWJ-DP).....	14
5.1	Debug pin function configuration	14
5.2	IO status during reset and just after reset	15
5.3	Recommended Debugging Interface Circuit.....	15
6	Design Suggestions	17
6.1	PCB stacking	17
6.2	Power Supply Design	17
6.3	Grounding	18
6.4	Clock Design.....	19
6.5	I/O Design	19
6.6	EMC and EMI.....	20
6.7	Reference Schematic Diagram Design	20
7	Revision history	21

2 Power supply

2.1 Introduction

The power supply is the basis for stable operation of a system. The operating voltage is 1.8~3.6V. It can provide 1.3V power supply through the built-in voltage regulator. If the main power V_{DD} is powered down, it can supply power to the backup power supply area through V_{BAT} .

Figure 1 Power Supply Control Structure Block Diagram



2.1.1 Voltage regulator

On the packages with the BYPASS_REG pin, connecting this pin to V_{SS} can enable the internal voltage regulator. On the packages without this pin, the internal voltage regulator is enabled by default.

When the internal voltage regulator is enabled, the voltage regulator provides power to the 1.3V power domain and there are the following working modes:

- Normal mode: In this mode, 1.3V power supply area runs at full power.
- Stop mode: In this mode, 1.3V power supply area works in low-power state, all

clocks are off, and peripherals stop work.

- Standby mode: In this mode, 1.3V power supply area stops power supply, and except for the standby circuit, the content of register and SRAM will be lost.

2.1.2 Backup power domain

- When V_{DD} exists, the backup power supply area is powered by V_{DD} . When V_{DD} is powered down, the backup power supply area is powered by V_{BAT} , which is used to save the content of backup register and maintain RTC function. Power the LSECLK crystal resonator, RTC, backup register, backup SRAM, PC13, PC14, PC15, P18 (only APM32F407IE/IG has this pin) and wake-up.
- V_{BAT} must be connected to an external battery when V_{DD} is not in use.


2.1.3 Independent ADC power supply and reference voltage

Independent ADC power supply can improve the conversion accuracy, and the specific power pins are as follows:

- V_{DDA} : Power pin of ADC
- V_{SSA} : Independent power ground pin
- V_{REF+}/V_{REF-} : Reference voltage pin of ADC

2.2 Power supply scheme

Figure 2 Power Supply Scheme



Pay attention to the power supply range of each power domain:

Table 1 Power Supply Scheme

Name	Voltage range	Description
V _{DD}	1.8~3.6V	V _{DD} powers the IO interface directly, and powers the core circuit through the voltage regulator.
V _{DDA} /V _{SSA}	1.8~3.6V	Power the analog parts of ADC, DAC, reset module, RC oscillator, and PLL. When ADC is in use, V _{DDA} and V _{SSA} must be connected to V _{DD} and V _{SS} respectively.
V _{BAT}	1.8V~3.6V	When V _{DD} is disabled, it powers the RTC, external 32.768KHz oscillator and backup register through internal power switch.

Where:

Table 2 Precautions for Power Domain

Name	Precautions
V _{DD}	V _{DD} must be connected to V _{DD} power supply of an external capacitor (X 100nF ceramic capacitor(s) ⁽¹⁾ and a tantalum capacitor or ceramic capacitor not less than 4.7μF). V _{DDX} represents that the number of V _{DD} is x.
V _{BAT}	The V _{BAT} pin can be connected to an external battery (1.8V < V _{BAT} < 3.6V). If there is no external battery, an external 100nF ceramic capacitor ⁽¹⁾ is required to be connected to the V _{DD} power supply together.
V _{DDA}	The V _{DDA} pin must be connected to an external capacitor (100nF ceramic capacitor ⁽¹⁾ +1μF tantalum capacitor or ceramic capacitor).
V _{REF+}	The V _{REF+} pin can be directly connected to V _{DDA} or separately use an external reference voltage. A 100nF ⁽¹⁾ and a 1μF ceramic capacitor must be connected to this pin. Meanwhile, the voltage range of V _{REF+} must be between 1.8V and V _{DDA} .
V _{CAP}	The stability of the main voltage regulator is achieved by connecting the external capacitor C _{EXT} to the VCAP_1 and VCAP_2 pins. When the voltage regulator is enabled, the pins VCAP_1 and VCAP_2 must be connected to two low ESR ceramic capacitors ⁽¹⁾ with a rated capacitance of 2.2 μ F and an equivalent series resistance (ESR) less than 2 Ω. If some packages of the MCU only provide the VCAP_1 pin, then it is required to only connect this pin to a low ESR ceramic capacitor ⁽¹⁾ with 4.7 μ F and an ESR less than 1 Ω.


(1) It is recommended to use the ceramic capacitors made of X7R

2.3 Power Management and Reset

2.3.1 Power-on reset and power-down reset (POR and PDR)

When the V_{DD}/V_{DDA} is lower than the threshold voltage V_{POR} and V_{PDR}, the chip will automatically remain in the reset state. The waveform diagrams of power-on reset and power-down reset are as follows. For POR, PDR, hysteresis voltage and hysteresis time, please refer to the *Datasheet*.

Figure 3 Power-on Reset and Power-down Reset Oscillogram



2.3.2 Power voltage detector (PVD)


On the packages with the PDR_ON pin, the supply voltage detector is enabled by connecting this pin to a high level; on the packages without this pin, the supply voltage detector is enabled internally by default. Namely, connect PDR_ON to a high level to enable the internal power-on/power-down reset; connect PDR_ON to a low level to disable the internal power-on/power-down reset; in such case, an external supply voltage detector should be connected.

A threshold can be set for PVD to monitor whether V_{DD}/V_{DDA} is higher or lower than the threshold. If the interrupt is enabled, the interrupt can be triggered to process the V_{DD}/V_{DDA} exceeding the threshold in advance. The usage of PVD is as follows:

- (1) Set the PVDEN bit of the configuration register PMU_CTRL to 1 to enable PVD
- (2) Select the voltage threshold of PVD through the PLSEL[2:0] bit of the configuration register PMU_CTRL
- (3) The PVDOFLG bit of the configuration register PMU_CSTS indicates whether the value of V_{DD} is higher or lower than the threshold of PVD;
- (4) When V_{DD}/V_{DDA} is detected to be below or above the PVD threshold, a PVD interrupt will be generated, and the threshold waveform of PVD is

shown below. Please see the *Datasheet* for PVD threshold and hysteresis voltage.

Figure 4 PVD Threshold Oscillogram



2.3.3 System reset

The reset source is divided into external reset source and internal reset source.

Table 3 Reset Source

Reset source	Description
External reset source:	Low level on NRST pin
Internal reset source:	(1) Window watchdog termination count (WWDT reset) (2) Independent watchdog termination count (IWDT reset) (3) Software reset (SW reset) (4) Power reset (5) Low-power management reset

A system reset will occur when any of the above events occurs. Besides, the reset event source can be identified by viewing the reset flag bit in RCM_CSTS (control/status register).


When the system is reset, all registers except the registers in RCM_CSTS (control/state register) reset flag bit and backup area will be reset to the reset state.

2.3.3.1 System reset circuit

The reset source is used in the NRST pin, which remains low in reset process. The internal reset source generates a delay of at least 20µs pulse on the NRST pin through the pulse generator, which causes the NRST to generate reset; the external reset source directly pulls down the NRST pin level to generate reset.


The system reset circuit is shown in the following figure:

Figure 5 System Reset Circuit



Recommend external reset circuit


Figure 6 External Reset Circuit



3 Clock

The clock sources of the whole system are: HSECLK, LSECLK, HSICLK, LSICLK, PLL1 and PLL2. For the characteristics of the clock source, please refer to the relevant chapter of "Electrical Characteristics" in the datasheet.

Figure 7 Clock Tree



3.1 External clock source


The external clock signal includes HSECLK (high-speed external clock signal) and LSECLK (low-speed external clock signal).

There are two kinds of external clock sources:

- External crystal/ceramic resonator
- External clock of user

The hardware configuration of the two kinds of clock sources is shown in the figure below.

Figure 8 HSECLK/LSECLK Clock Source Hardware Configuration



Note:

- (1) In order to reduce the distortion of clock output and shorten the startup stabilization time, the crystal/ceramic resonator and load capacitor must be as close to the oscillator pin as possible. The value of the matching capacitance (C_{L1} , C_{L2}) must be adjusted according to the selected oscillator.
- (2) The load capacitor C_L follows the formula of: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_s$. C_s is relevant capacitance of PCB and MCU pins. The typical value is between 2pF and 10pF.

3.1.1 HSECLK high-speed external clock signal

The HSECLK clock signal has two kinds of clock sources: HSECLK external crystal/ceramic resonator and HSECLK external clock.

Table 4 Clock Source Generating HSECLK

Name	Description
External clock source (HSECLK bypass)	<p>Provide clock to the MCU through OSC_IN pin.</p> <p>The signal can be generated by ordinary function signal transmitter (in debugging), crystal oscillator and other signal generators; the waveform can be square wave, sine wave or triangle wave with 50% duty cycle, and the maximum frequency is up to 26MHz.</p> <p>In hardware connection, it must be connected to the OSC_IN pin and the OSC_OUT pin shall be suspended.</p>

Name	Description
External crystal/ceramic resonator (HSECLK crystal)	<p>The clock is provided to MCU by the resonator, and the resonator includes crystal resonator and ceramic resonator. The frequency range is 4-26MHz. OSC_IN, OSC_OUT is required to connect the resonator, and it can be turned on and off by setting the HSEEN bit in RCM_CTRL in the clock control register.</p> <p>Regarding the size of the external matching capacitor, please refer to the formula: $C_{L1} = C_{L2} = 2 * (C_L - C_S)$, where C_S is the stray capacitance of the PCB and MCU pins, and the typical value is 10pF. When selecting an external high-speed crystal resonator, it is recommended to select the one with a load capacitance of around 20pF, so that the external matching capacitors ⁽¹⁾ C_{L1} and C_{L2} only need to have a capacitance value of 20pF, and the PCB should be as close as possible to the crystal oscillator pins.</p>

3.1.2 LSECLK low-speed external clock signal

The LSECLK clock signal has two kinds of clock sources: LSECLK external crystal/ceramic resonator and LSECLK external clock.

Table 5 Clock Source Generating LSECLK

Name	Description
External clock source (LSECLK bypass)	<p>The clock is provided to MCU by OSC32_IN pin.</p> <p>The signal can be generated by ordinary function signal transmitter (in debugging), crystal oscillator and other signal generators; the waveform can be square wave, sine wave or triangle wave with 50% duty cycle, and the signal frequency needs to be 32.768kHz.</p> <p>For hardware connection, it must be connected to OSC32_IN pin, ensuring OSC32_OUT pin is suspended; for MCU configuration, the user can select this mode by setting LSEBCFG and LSEEN bits in RCM_BDCTRL (backup domain control register).</p>
External crystal/ceramic resonator (LSECLK crystal)	<p>The clock is provided to MCU by the resonator, and the resonator includes crystal resonator and ceramic resonator. The frequency is 32.768kHz.</p> <p>When needing to connect OSC32_IN and OSC32_OUT to the resonator, it can be turned on and off through the LSEEN bit in RCM_BDCTRL.</p> <p>Regarding the size of the external matching capacitor, please refer to the formula: $C_{L1} = C_{L2} = 2 * (C_L - C_S)$, where C_S is the stray capacitance of the PCB and MCU pins, and the typical value is 5pF. When selecting an external crystal resonator, it is recommended to select the one with a load capacitance of around 10pF, so that the external matching capacitors ⁽¹⁾ C_{L1} and C_{L2} only need to have a capacitance value of 10pF, and the PCB should be as close as possible to the crystal oscillator pins during layout.</p>

(1) It is recommended to use the temperature compensation capacitors made of NPO or COG for the matching capacitor of the crystal oscillator.

4 Startup configuration


APM32F4 MCU series realizes a special mechanism. By configuring the BOOT[1:0] pin parameter, there are three different startup modes, and the system can not only start from Flash memory or system memory, but also start from the built-in SRAM. The memory selected as the start zone is determined by the selected startup mode.

Table 6 Startup Mode Configuration and Access Mode

Startup mode selection pin		Startup mode	Access methods
BOOT0	BOOT1		
0	X	Main flash memory (Flash)	The main flash memory is mapped to the boot space, but it can still be accessed at its original address, that is, the contents of the flash memory can be accessed in two address areas.
1	0	System memory	The system memory is mapped to the boot space (0x0000 0000), but it can still be accessed at its original address.
1	1	Built-in SRAM	SRAM can be accessed only at the starting address.

- The user can select the startup mode after reset by setting the states of BOOT1 and BOOT0 pins.
- BOOT pin should keep the startup configuration required by user in standby mode. When exiting the standby mode, the value of boot pin will be latched.
- If you choose to start from built-in SRAM, you must use NVIC's exception table and offset register to remap the vector table to SRAM when writing the application code.

Figure 9 Recommended BOOT Circuit Design



5 Debugging interface (SWJ-DP)

The product supports serial debugging interface (SW-DP) and JTAG (JTAG-DP) debugging interface.

Table 7 Debugging Interface

Name	Description
SW-DP	SW-DP interface provides 2-pin (data + clock) interface for AHB module. Among them, some of 2 pins of SW-DP interface and 5 pins of JTAG interface are multiplexed.
JTAG	JTAG interface provides 5-pin standard JTAG interface for AHB access port.

5.1 Debug pin function configuration

- Realize the on-line programming and debugging of the chip.
- Use KEIL/IAR and other software to implement on-line debugging, downloading and programming.
- Flexible implementation of production of bus-off programmer.

Table 8 Pin Function Configuration

SWJ- CFG[2:0]	Configured as dedicated pin for debugging	I/O port assignment of SWJ interface				
		PA13/ JTMS/ SWDIO	PA14/ JTCK/ SWCLK	PA15/ JTDI	PB3/ JTDO	PB4/ JNTRST
Others	Disable	Release				
100	Both JTAG-DP interface and SW-DP interface are disabled					
010	JTAG-DP interface is disabled, and SW-DP interface is enabled	Special	Special	Release		
001	All SWJ pins (JTAG-DP+SW-DP) Except JNTRST pin	Special	Special	Special	Special	Release
000	All SWJ pins (JTAG-DP+SW-DP) Reset state	Special	Special	Special	Special	Special

5.2 IO status during reset and just after reset


If the multiplexing function is not enabled during and after GPIO reset, the I/O port will be configured as floating input mode, and in such case, the pull-up/pull-down resistor is disabled in input mode. After reset, the JTAG pin is put in the input pull-up or pull-down mode, and the specific configuration is as follows:

- PA15: JTDI is set to pull-up mode;
- PA14: JTCK is set to pull-down mode;
- PA13: JTMS is set to pull-up mode;
- PB4: JNTRST is set to pull-up mode;
- PB3: JTDO is in floating mode.

5.3 Recommended Debugging Interface Circuit

Recommended JTAG interface reference design:

Figure 10 JTAG Interface Circuit




Note:

(1) The JTAG interface reference design is to add an external pull-up resistor to the JTMS, JTDI, JTDO, and NJTRST pins, and add a pull-down resistor to the JTCK pin, which can enhance the anti-interference capability of downloading and debugging. If these pins are multiplexed for other functions, please evaluate the impact of pull-up and pull-down resistors and make adjustments based on the actual situation.

Recommended SWD interface reference design:

Figure 11 SWD Interface Circuit



Note:

(1) The reference design for the SWD interface is to add an external pull-up resistor and pull-down resistor to the SWDIO and SWCLK pins, which can enhance the anti-interference ability of downloading and debugging. If these two pins are multiplexed for other functions, please evaluate the impact of the pull-up and pull-down resistors and make adjustments according to the actual situation.

6 Design Suggestions


6.1 PCB stacking

- Number of layers: It is recommended to use the multi-layer design to ensure independent GND and power layers, which can better ensure signal integrity and enhance shielding effect. However, considering the costs, users can reduce the number of stacking layers while ensuring good grounding and power supply.
- Signal and formation: The signal layer should be adjacent to the formation. This helps to reduce the electromagnetic interference and the loop area of the signal path, and can serve as a reference plane for the signal.
- Power supply and formation: The power supply layer should be separated from the formation.

6.2 Power Supply Design

- Stable power input: Ensure stable power supply, and the power pins should provide good filtering processing. When connecting to large capacitive or inductive loads, ensure the stability of power supply design and avoid affecting the power supply stability of the MCU. The filtering capacitors, soft start circuits, surge protection circuits, etc. can be added to ensure the stability of the input power supply.
- Decoupling capacitors: Place one or more 100nF decoupling capacitors at each VDD pin near the chip (depending on the application). ($V_{DD}/V_{DDA}/V_{ABT}/V_{REF+}$) Decoupling capacitor is placed closest to the relevant pins to produce the best effect.


Figure 12 Recommended Power Pin Decoupling Capacitor Layout Design



- External capacitor: The stability of the main voltage regulator is achieved by connecting the external capacitor C_{EXT} to the VCAP_1 and VCAP_2 pins. Where only one VCAP_1 pin is supported, a single capacitor can be used instead of two

external capacitors C_{EXT} . ESR is the equivalent series resistance, and R_{leak} is the leakage resistance.

Figure 13 External Capacitor C_{EXT}



Note: The VCAP_1 and VCAP_2 pins must be connected to 2*2.2 ceramic capacitors with Low ESR $< 2\Omega$ (if only the VCAP_1 pin is provided on some packages, then connect to 1*4.7 μ F ceramic capacitor with LowESR $< 1\Omega$). In PCB layout, the external capacitors should be placed near the VCAP pin (recommended placement distance is within 5mm).

- Power supply wiring: It is recommended that the power supply wiring should be wide and short enough to reduce the voltage drop and the influence of parasitic parameters.

6.3 Grounding


- Single-point grounding: In low-frequency circuits or circuits with not high noise requirements, adopting single-point grounding can avoid formation of ground loop. In such case, all grounding points should be connected to a common grounding point, which is usually the negative pole of the power supply or some grounding plane on the circuit board.
- Multi-point grounding: In high-frequency circuits or high-current circuits, usually multi-point grounding is used. The grounding of each component or function module is directly connected to the nearest grounding plane, which can reduce the impedance of the ground wire, and reduce the noise and electromagnetic interference.
- Separation of analog from digital ground: If the MCU processes the analog and

digital signals simultaneously, the analog ground and digital ground should be processed separately. This can be achieved by physically separating two ground planes and merging them at a certain point to connect them to the main ground, which can reduce the interference of digital noise with the analog signals.

6.4 Clock Design

- Crystal oscillator selection: Choose an appropriate crystal oscillator and ensure it meets the operating frequency and stability requirements of the MCU.
- Wiring suggestions: Clock signal wiring should be as short as possible and be away from strong interference signals such as high current and high-speed signal lines. It is recommended to use package processing to enhance the shielding effect.
- Layout suggestions: The crystal oscillator circuit should be placed close to the chip and on the same layer with the chip, and to reduce the interference. It is best to ensure a complete ground plane below the entire crystal oscillator circuit.

Figure 14 Recommended Clock Pin Layout Design



6.5 I/O Design


- I/O configuration: Correctly configure the modes of I/O ports, such as input, output, pull-up and pull-down, and open-drain mode.
- Protection: For externally connected I/O ports, consider adding the voltage protection (TVS/ESD tube) and series resistor.
- Some pins connected to the internal analog channels are sensitive to negative pressure. In extreme cases, the negative pressure may cause the MCU system to reset. It is recommended to conduct IO filtering and protection design during use.

6.6 EMC and EMI

- Layout: Consider the design of electromagnetic compatibility (EMC) and electromagnetic interference (EMI), and the layout should be reasonable. For example, when laying out MCU circuits, they should be kept away from high-power and strong interference sources, and the loop area should be reduced during wiring. Low-frequency small signals should be kept away from high-frequency signals and high-current circuits.
- Shielding: Use shielding and reasonable grounding strategies for sensitive and high-speed circuits.

6.7 Reference Schematic Diagram Design

Figure 15 Reference Schematic Diagram



7 Revision history

Table 9 Document Revision History

Date	Version	Revision History
June, 2024	V1.0	New edition

Statement

This document is formulated and published by Geehy Semiconductor Co., Ltd. (hereinafter referred to as “Geehy”). The contents in this document are protected by laws and regulations of trademark, copyright and software copyright. Geehy reserves the right to make corrections and modifications to this document at any time. Read this document carefully before using Geehy products. Once you use the Geehy product, it means that you (hereinafter referred to as the “users”) have known and accepted all the contents of this document. Users shall use the Geehy product in accordance with relevant laws and regulations and the requirements of this document.

1. Ownership

This document can only be used in connection with the corresponding chip products or software products provided by Geehy. Without the prior permission of Geehy, no unit or individual may copy, transcribe, modify, edit or disseminate all or part of the contents of this document for any reason or in any form.

The “极海” or “Geehy” words or graphics with “®” or “™” in this document are trademarks of Geehy. Other product or service names displayed on Geehy products are the property of their respective owners.

2. No Intellectual Property License

Geehy owns all rights, ownership and intellectual property rights involved in this document.

Geehy shall not be deemed to grant the license or right of any intellectual property to users explicitly or implicitly due to the sale or distribution of Geehy products or this document.

If any third party’s products, services or intellectual property are involved in this document, it shall not be deemed that Geehy authorizes users to use the aforesaid third party’s products, services or intellectual property. Any information regarding the application of the product, Geehy hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party, unless otherwise agreed in sales order or sales contract.

3. Version Update

Users can obtain the latest document of the corresponding models when ordering Geehy products.

If the contents in this document are inconsistent with Geehy products, the agreement in the sales order or the sales contract shall prevail.

4. Information Reliability

The relevant data in this document are obtained from batch test by Geehy Laboratory or cooperative third-party testing organization. However, clerical errors in correction or errors caused by differences in testing environment may occur inevitably. Therefore, users should understand that Geehy does not bear any responsibility for such errors that may occur in this document. The relevant data in this document are only used to guide users as performance parameter reference and do not constitute Geehy's guarantee for any product performance.

Users shall select appropriate Geehy products according to their own needs, and effectively verify and test the applicability of Geehy products to confirm that Geehy products meet their own needs, corresponding standards, safety or other reliability requirements. If losses are caused to users due to user's failure to fully verify and test Geehy products, Geehy will not bear any responsibility.

5. Legality

USERS SHALL ABIDE BY ALL APPLICABLE LOCAL LAWS AND REGULATIONS WHEN USING THIS DOCUMENT AND THE MATCHING GEEHY PRODUCTS. USERS SHALL UNDERSTAND THAT THE PRODUCTS MAY BE RESTRICTED BY THE EXPORT, RE-EXPORT OR OTHER LAWS OF THE COUNTRIES OF THE PRODUCTS SUPPLIERS, GEEHY, GEEHY DISTRIBUTORS AND USERS. USERS (ON BEHALF OR ITSELF, SUBSIDIARIES AND AFFILIATED ENTERPRISES) SHALL AGREE AND PROMISE TO ABIDE BY ALL APPLICABLE LAWS AND REGULATIONS ON THE EXPORT AND RE-EXPORT OF GEEHY PRODUCTS AND/OR TECHNOLOGIES AND DIRECT PRODUCTS.

6. Disclaimer of Warranty

THIS DOCUMENT IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT

NOT LIMITED TO, THE WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TO THE EXTENT PERMITTED BY APPLICABLE LAW.

GEEHY'S PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED FOR USE AS CRITICAL COMPONENTS IN MILITARY, LIFE-SUPPORT, POLLUTION CONTROL, OR HAZARDOUS SUBSTANCES MANAGEMENT SYSTEMS, NOR WHERE FAILURE COULD RESULT IN INJURY, DEATH, PROPERTY OR ENVIRONMENTAL DAMAGE.

IF THE PRODUCT IS NOT LABELED AS "AUTOMOTIVE GRADE," IT SHOULD NOT BE CONSIDERED SUITABLE FOR AUTOMOTIVE APPLICATIONS. GEEHY ASSUMES NO LIABILITY FOR THE USE BEYOND ITS SPECIFICATIONS OR GUIDELINES.

THE USER SHOULD ENSURE THAT THE APPLICATION OF THE PRODUCTS COMPLIES WITH ALL RELEVANT STANDARDS, INCLUDING BUT NOT LIMITED TO SAFETY, INFORMATION SECURITY, AND ENVIRONMENTAL REQUIREMENTS. THE USER ASSUMES FULL RESPONSIBILITY FOR THE SELECTION AND USE OF GEEHY PRODUCTS. GEEHY WILL BEAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING FROM THE SUBSEQUENT DESIGN OR USE BY USERS.

7. Limitation of Liability

IN NO EVENT, UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL GEEHY OR ANY OTHER PARTY WHO PROVIDES THE DOCUMENT AND PRODUCTS "AS IS", BE LIABLE FOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, DIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE DOCUMENT AND PRODUCTS (INCLUDING BUT NOT LIMITED TO LOSSES OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY USERS OR THIRD PARTIES). THIS COVERS POTENTIAL DAMAGES TO PERSONAL SAFETY, PROPERTY, OR THE ENVIRONMENT, FOR WHICH GEEHY WILL NOT BE RESPONSIBLE.

8. Scope of Application

The information in this document replaces the information provided in all previous versions of the document.

© 2024 Geehy Semiconductor Co., Ltd. - All Rights Reserved